The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. This work examines the enhancement of current on/off ratio in field effect transistor devices with bundled single-walled carbon nanotubes ͑CNTs͒ by incorporating a substrate etching step before the electrical cutting for metallic CNT elimination. The etching step prevents the damaging of the semiconducting CNTs while burning off the metallic ones by electrical current. By further incorporating a repeated gate voltage sweeping step, devices with low I off ͑less than 2 nA͒ and high I on / I off , which is one to five orders of magnitude larger than before etching/cutting combination process, can be obtained.
I. INTRODUCTION
Carbon-nanotube ͑CNT͒ field effect transistors ͑FETs͒ have been highly pursued as a viable Si extension. While early work has shown great promise, 1-3 for most practical applications, a large number of CNTs are necessary to achieve sufficient current drive. Carrier mobility and current on/off ratio are important parameters that demonstrate the switching speed of CNT transistors. State-of-the-art growth methods do not yield purely semiconducting CNTs, and even small mixtures of metallic CNTs are detrimental and significantly increases the off-state current and degrades the current on/off ratio. Although high-density growth of aligned CNTs have been demonstrated, 4 finding an effective means of eliminating only metallic CNTs in a CNT bundle has proven to be a challenge. [5] [6] [7] In this work we fabricated FETs using CNTs grown by chemical vapor deposition ͑CVD͒. By incorporating a substrate etching step before the electrical cutting step, the metallic CNTs are more effectively burnt off, whereas the damage to the semiconducting CNTs are significantly reduced. As a result, the current on/off ratio in many devices was enhanced by one to five orders of magnitude. By combining a repeated gate voltage sweeping step, more devices were observed to have a current on/off ratio enhancement.
II. DEVICE FABRICATION
Long, aligned CNTs were directly grown on a SiO 2 / Si substrate in an ethanol-based CVD system using an emulsion of FeCl 3 and hexane stabilized with sodium dodecylsulfate as the catalyst ͓Fig. 1͑a͔͒. 8 While the CNT density ͑0.05-0.2 CNTs/ m͒ is an order of magnitude smaller than the samples reported in Ref. 4 , this method does not require a special substrate. The CVD growth tends to produce single isolated CNTs as well as small bundles. Photolithography was used and Cr/Au ͑ϳ10 nm/ ϳ 100 nm thick, by thermal evaporation methods͒ metal electrodes were deposited to form contacts to the CNTs. FETs having channels of varying lengths ͑L = 5, 15, 25, 35 m͒ but with a fixed width ͑W = 300 m͒ are obtained ͓Fig. 1͑b͔͒. Buffered oxide etching ͑BOE͒ was used to etch approximately 60 nm of the original 100 nm SiO 2 layer before subsequent electrical cutting steps. tallic CNTs in the channel ͑except for only a few devices͒, the as-fabricated FETs mostly exhibit I on / I off ratios less than 10.
III. RESULTS AND DISCUSSIONS
An electrical cutting method similar to Ref. 5 was carried out in ambient on these devices to eliminate the metallic CNTs. In brief, a voltage was applied to the back gate ͑either +10 V or a gate voltage close to the minimum conductance point͒ to deplete the semiconducting CNTs in the channel. A bias voltage between the source drain was applied, which was kept increasing until the source drain current suddenly dropped, indicating that some CNTs within the channel became broken. 5 It was found that direct application of the electrical cutting method similar to Ref. 5 could not reliably cut metallic CNTs for our bundled samples. It is likely that the close contact of the semiconducting CNTs with the metallic ones in a bundle resulted in many semiconducting CNTs also being heated up and burnt off along with the metallic CNTs. Figure 2 is a typical example of the current versus gate voltage ͑I ds − V gs ͒ before and after the electrical cutting. The difference between the two is also plotted in solid line curve, which follows the overall variation of the original I ds − V gs curve closely. This indicates that within the cut CNTs a large portion of them are likely semiconducting CNTs. On the other hand, for the remaining CNTs, metallic ones still compose a significant portion, as can be seen from the I ds − V gs curve after cutting.
In order to eliminate only the metallic CNTs and enhance the current on/off ratio, two additional steps were introduced into the electrical cutting procedure. First, a BOE step was introduced before the electrical cutting. After the BOE, a few devices showed an improvement in the I on / I off , by one to two orders of magnitude. Most of the devices, on the other hand, only showed a slight reduction in I on ͓com-pare Figs. 3͑a͒ and 3͑b͔͒. However, a dramatic improvement of I on / I off ratio was obtained with these devices after the electrical cutting step. Figure 3 shows five samples that were taken as an example to demonstrate the dramatic change. As metallic CNTs are burnt off, the increase in the I on / I off ratio is countered by a decrease in on-state current density. For 5 m channel devices, after SiO 2 etching and electrical cutting steps, the average I on decreased by 42.5ϫ, but the I on / I off ratio improved significantly by one to five orders of magnitude ͑Fig. 4͒.
We used atomic force microscope ͑AFM͒ imaging and Raman analysis to investigate the possible reasons for the effective cutting. Figure 5 shows representative AFM images of two types of CNT behaviors before and after the SiO 2 etching. The CNTs can still be imaged well by the AFM after removing the underlying oxide by 60 nm, indicating the main part of each CNT is still in contact with the surface ͑instead of suspending across the electrode gap͒. As a result, there will be tension in most of the CNTs, as they are being stretched for up to 2 ϫ 60 nm= 120 nm in length. In Figs. 5͑a͒ and 5͑b͒, one of the CNTs in the nanotube bundle CNT A is being broken. This may explain the observation that some of the CNT devices have a reduction in I on after the SiO 2 etching. On the other hand, many other CNTs are like CNT B in Figs. 5͑c͒ and 5͑d͒ , where the CNT is just stretched ͑much straighter after the SiO 2 etching than before͒ without being broken. The original CNT location can be seen in the postetched surface, as shown in Fig. 5͑d͒ . The tension within the CNTs is further confirmed by the Raman measurement. Figure 6 shows the Raman spectrum of a CNT before the SiO 2 etching and the spectra at the same location after the etching step. The downshifting of the G band for the entire spectra after etching is consistent with the presence of axial strain in the CNTs. 9, 10 By measuring the Raman spectra from approximately ten devices, we estimate that the strain in the CNTs is 0.05%-0.05% ͑the amount of downshift in the G band is ϳ1.6-13 cm −1 ; direct calculation of elongation of 120 nm gives a maximum of 2.4%͒. Theoretical calculations have shown that axial strains in CNTs will introduce bandgaps in metallic CNTs and alter the bandgaps in semiconducting CNTs. 11 However, it is not very clear to us whether the presence of a small bandgap in metallic CNTs will make it easier to be damaged by high electrical current in air. Although the main part of the CNTs still lies on the substrate, it is likely at the two ends of the CNT a very small section is being suspended, as illustrated in Fig. 7͑a͒ . When a large electrical current goes through a CNT, the suspended part of the CNT will heat up much more quickly than the onsubstrate part due to insufficient heat removal. 12 This may lead to more effective electrical cutting of the CNTs. In addition, since different CNTs in a bundle may originally have different lengths, once the substrate is removed by 60 nm and the CNTs are stretched, the substrate etching could result in different amount of tension within each CNT. Figure 7͑b͒ illustrates a CNT being stretched at the edge of a trench. From our previous study, the tension within the CNT has the relationship with the suspending angle as T = E B ͓1 / ͑1 − cos ͔͒, where E B is the binding energy of the CNT with the surface per unit length. 10 Thus different amounts of tension in different CNTs will give rise to different suspending angles , which will possibly separate the CNTs within one bundle spatially ͓Fig. 7͑a͔͒. This separation between the CNTs could then result in much easier electrical cutting of the metallic CNTs, because the heating are mainly occurring at these suspended regions now.
As the etch depth is only 60 nm, it is very challenging to image the contact area to verify such a hypothesis. Nevertheless, the data in Fig. 8 present some indirect evidences for our explanation in Fig. 7͑a͒: Fig. 8 shows the I ds − V ds curve for a CNT device before and after etching the SiO 2 . The low bias resistance does not change much, suggesting minimal damage to the CNTs by the substrate etching. But the high bias saturation current of the device after etching is much lower than before, indicating part of the CNT is suspended after etching the SiO 2 .
12 When a large current goes through the CNTs, the suspended part will heat up the most due to less effective heat conduction between CNTs and air than CNTs and substrates, 12 and if at this part the CNTs within a bundle are separated, the burning off for metallic CNTs will be much more effective because of less effective heat conduction between or within bundles.
The SiO 2 etching and electrical cutting treatment were successful with about 50% of the devices. After the electrical cutting step, the rest devices still maintain a fairly large I off . This is possibly due to the presence of large diameter metallic CNTs, because large diameter tubes have less curvature strain energy and are thus more stable. 7 This has been observed in previous methods for removing metallic CNTs as well; for example, methane plasma was used as an effective treatment to selectively eliminate isolated metallic CNTs with diameter Ͻ2 nm, but larger diameter metallic CNTs cannot be damaged easily. 7 In order to turn off most of the devices, an additional step was used after the electrical cutting. First the bias voltage was swept to +40 V. Afterwards the gate voltage was repetitively swept from Ϫ20 to 20 V under a constant applied bias voltage ͑0.1 V͒. In normal operation, a single gate sweep generally does not affect the behavior of the CNT devices. However, we have found that repeated sweeping for multiple times after large electrical stress ͑high bias voltage͒ can induce further modification to the CNT behavior. Both I on and I off will reduce, indicating that defects are likely induced in the lattice, but since the reduction in I off is often more than I on , it significantly increases the I on / I off ratio. Table I lists the I on , I off , and the I on / I off ratio of ten devices before and after the intensive gate sweep. It can be seen that the I on / I off ratio can increase one to four orders of magnitude. Afterwards, it was found that the samples can sit in air for overnight without any change to its I ds − V ds , I ds − V gs characteristics. In addition, a single gate sweep ͑same voltage range͒ will not alter the device performance. Thus the I on / I off ratio improvement occurs under intensive gate sweeping following the high bias electrical stress. At present the exact mechanism is not clear to us, though it is possible that defects are introduced in the lattice of large diameter metallic tubes, similar to the chemical modification of graphene under a large applied gate voltage.
13 Figure 9 shows the overall effects of our processing by comparing the behavior of the original devices before and after all the process steps. In total 66 devices are presented here. Devices of different channel lengths do not show noticeable differences in response to the treatments. Figure 9͑a͒ shows the histogram of the current on/off ratio. The original as-grown devices show a narrow distribution concentrated below 10, while the processed devices show a higher I on / I off ratio that is more spread out. Figures 9͑b͒ and 9͑c͒ compare the I off versus I on for these devices. The various processing steps reduce I on by one to two orders of magnitude. Nevertheless, the I off of the devices are all below 2 nA after the processing steps.
Lastly, we point out that the 66 devices discussed here do not include the ones that are damaged during the process. If there are only a few CNTs in between the electrodes, the processing steps may damage all the CNTs in the channel, thus resulting in dead devices. It is possible to overcome this by starting with very high-density parallel aligned CNT arrays 14 for the initial devices to counteract the reduction in I on and by preventing the overall failure of the devices.
IV. CONCLUSION
In summary, this work has developed strategies of etching/cutting combination process to improve the electrical cutting method so that the current on/off ratio of CNT-FETs can be effectively enhanced. Devices with low I off ͑less than 2 nA͒ and high I on / I off , which is one to five orders of magnitude larger than before etching/cutting combination process, were obtained. This method may be applicable for FETs made of high-density, parallel arrays of CNTs.
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